top of page


The secret to Calibre software quality – AnaCov, our in-house code coverage analysis tool
By Mustafa Naeem, Ahmed Tahoon, Omar Ragi, and Reem El-Adawi In the realm of software testing, accurately tracking and analyzing source...
Sep 3, 20242 min read


A principal designer’s journey in rigid flex PCB design
By Stephen V. Chavez As technology continues to advance, the demand for smaller, lighter, and more efficient electronic devices is ever-increasing. This demand has led to the emergence of rigid flex PCBs, a revolutionary technology that combines the benefits of rigid and flexible circuits into a single solution. What is rigid flex PCB design? As a principal PCB designer with several decades of experience in designing a wide spectrum of PCB technologies, I’ve had the privilege
Aug 29, 20244 min read


How to get accurate inductance extraction for superconductor ICs
By Hossam Sarhan and Dusan Petranovic Supporting the high performance and reliability needed for artificial intelligence (AI), data centers and cloud computing requires powerful and efficient integrated circuits (ICs). More semiconductor companies are considering superconductor ICs for their unique properties that allow ultrafast processing of digital information. These properties include fast superconducting transmission lines and active devices called Josephson junctions, w
Aug 27, 20243 min read


Advice on tackling rigid-flex PCB designs
By Stephen V. Chavez Last year, on the Printed Circuit Podcast, I engaged in conversation with Anaya Vardya about the complexities of advanced printed circuit design. Anaya Vardya , the CEO of American Standard Circuits (ASC), is a seasoned professional with over 35 years of experience in the printed circuit board manufacturing space. His company has helped educate the industry by writing several books, or “golden nuggets” as I like to say, which are all available for free on
Aug 22, 20242 min read


Using a shift left strategy to address block/chip design challenges during design-stage verification
By David Abercrombie For IC designers, striking the right balance between tight deadlines and limited resources is a constant challenge. Designers are constantly working to enhance efficiency without compromising on design quality. Traditionally, IC design and verification followed a linear process, but modern IC designs require a more concurrent approach that addresses block/chip layout and circuit issues earlier in the design flow. A new approach that provides signoff-quali
Aug 20, 20243 min read


Design reuse in electronics
By Carlos Gazca Last year, I sat with Steph Chavez, the host of the Printed Circuit Podcast , and engaged in a conversation about design reuse. At the time I was working as an Application Engineer at L3Harris Technologies, but soon after I joined the Siemens team as a Technical Marketing Engineer. My background offers me a unique viewpoint as I have seen design reuse used differently and have learned what works and doesn’t work. Understanding design reuse One of the primary
Aug 15, 20242 min read


Unlocking the future with a digital twin for semiconductor manufacturing
By Srividya Jayaram In semiconductor manufacturing, staying ahead means embracing smarter processes. The rise in demand and the need to maximize profits call for innovative solutions to improve yield ramp for new products. Siemens, a pioneer in digital twin technology in multiple industries including energy, factory automation, and aerospace now extends this solution to the electronics and semiconductor manufacturing industry with the Calibre Fab Insights platform. This platf
Aug 13, 20244 min read


High density interconnect (HDI) and ultra HDI PCB technologies
By Stephen V. Chavez In the ever-evolving landscape of printed circuit board (PCB) technologies, high density Interconnect (HDI) and...
Aug 8, 20242 min read


How to verify well layer connectivity with soft checks
By Terry Meeks In the landscape of modern IC chip verification, ensuring the connectivity from diffusion layers to well regions is...
Aug 6, 20244 min read
bottom of page


