top of page


Why take chances with your PV job setups when a winning alternative is available?
By Richard Yan Are you interested in optimizing your integrated circuit (IC) physical verification (PV) flows? How does automating the tedious manual setup of your PV jobs sound? With the option to save your configuration for future iterations? All this and more can be achieved with the user-friendly Calibre® Interactive graphic user interface (GUI), saving you time and effort in your iteration cycles, and boosting designer confidence! With the never-ceasing advance through I
May 23, 20232 min read


How Siemens EDA is using the TSMC 3Dblox standard to change 3DIC verification
By John Ferguson In recognition of the growing need for a more holistic approach to three-dimensional integrated circuit (3DIC) design, TSMC introduced their 3DFabric™ technologies in 2020 to incorporate system design, 3D stacking, and their advanced packaging technologies, such as TSMC-SoIC™, InFO, and CoWoS®. That was quickly followed by the formation of the TSMC Open Innovation Platform® (OIP) 3DFabric Alliance to accelerate 3DIC ecosystem innovation and readiness even fur
Apr 25, 20233 min read


The secret superpower of early design verification
By Kesmat Shahin How many times, as you traversed across design stages and ran countless iterations, have you wished that you had a superpower to let you accomplish 100 things at the same time? Oh, and maybe a magic wand, so you could find and fix just actionable errors without even debugging? Unfortunately, superpowers and magic wands are pretty hard to come by in integrated circuit (IC) design, but with Calibre nmLVS Recon early design layout vs. schematic (LVS) checking, S
Apr 18, 20232 min read
bottom of page
