How to get accurate inductance extraction for superconductor ICs
By Hossam Sarhan and Dusan Petranovic Supporting the high performance and reliability needed for artificial intelligence (AI), data...
top of page
Search
Aug 222 min read
Advice on tackling rigid-flex PCB designs
By Stephen V. Chavez Last year, on the Printed Circuit Podcast, I engaged in conversation with Anaya Vardya about the complexities of...
Aug 203 min read
Using a shift left strategy to address block/chip design challenges during design-stage verification
By David Abercrombie For IC designers, striking the right balance between tight deadlines and limited resources is a constant challenge....
Aug 152 min read
Design reuse in electronics
By Carlos Gazca Last year, I sat with Steph Chavez, the host of the Printed Circuit Podcast, and engaged in a conversation about design...
Aug 134 min read
Unlocking the future with a digital twin for semiconductor manufacturing
By Srividya Jayaram In semiconductor manufacturing, staying ahead means embracing smarter processes. The rise in demand and the need to...
Aug 82 min read
High density interconnect (HDI) and ultra HDI PCB technologies
By Stephen V. Chavez In the ever-evolving landscape of printed circuit board (PCB) technologies, high density Interconnect (HDI) and...
Aug 64 min read
How to verify well layer connectivity with soft checks
By Terry Meeks In the landscape of modern IC chip verification, ensuring the connectivity from diffusion layers to well regions is...
Aug 12 min read
Successfully implementing PCB design constraints
By Stephen V. Chavez Last year, on the Printed Circuit Podcast, I spoke with industry veteran, Scott Decker, about the use of PCB design...
Jul 302 min read
A new physical verification reporting solution smooths the on-time tapeout effort
By Richard Yan In the intricate world of system-on-chip (SoC) development, Physical Verification (PV) reports serve as vital checkpoints...
bottom of page